

## PATENT ABSTRACTS OF JAPAN

(11)Publication number : 02-259952

(43)Date of publication of application : 22.10.1990

(51)Int.Cl.

G06F 13/12

G06F 13/40

G06F 15/78

(21)Application number : 01-081837

(71)Applicant : SHARP CORP

(22)Date of filing : 31.03.1989


(72)Inventor : KUNIKAWA NORIHIDE

## (54) BUS LINE SYSTEM

## (57)Abstract:

**PURPOSE:** To remarkably reduce the number of harness drawn out from an arithmetic circuit unit and to simplify a wiring work by forming the structure of the harness between the arithmetic circuit unit and each input/output unit with bus line harness.

**CONSTITUTION:** All of the plural I/O ports 5-7 for extension are connected to the bus line harness 31 in parallel, and an output element 11, a sensor 13 that is an input means, and a high voltage unit 12, etc., are connected to each I/O port for extension. And the I/O ports 5-7 are arranged in the neighborhood 1 of their input/output means. The number of each bus line of the bus line harness is fixed regardless of the number of I/O ports for extension, and it is possible to connect the I/O ports for extension to the bus line harness 31 to a maximum if the sufficient bus line driving capacity of the I/O port 30 in the arithmetic circuit unit 1 can be prepared. Thereby, the bus line harness 31 can be managed with a few number of harness, and the wiring work can be simplified.



## LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's]